A 0.8-pm CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links
نویسندگان
چکیده
A receiver targeting OC-48 (2.488 Gbk) serial data link has been designed and integrated in a O.8-pm CMOS process. An experimental receiving front-end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gate-speed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3x oversampled so that transitions can be detected to determine bit boundaries. The design of a transmitter for the high-speed serial data is also described. The complete transceiver occupies a die area of -3 x 3 mm'.
منابع مشابه
A 0.8- m CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links
A receiver targeting OC-48 (2.488 Gb/s) serial data link has been designed and integrated in a 0.8m CMOS process. An experimental receiving front-end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gate-speed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3 oversampled ...
متن کاملBlind-oversampling adaptive oversample-level DFE receiver for unsynchronized global on-chip serial links
Blind-oversampling adaptive oversample-level decision feedback-equalized (DFE) receiver is presented for use in global onchip serial links. The blind oversampling is adopted to avoid receiver synchronization for reliable channel data reception, and the adaptive oversample-level DFE is used to reduce data-dependent jitter and ease oversampling data recovery regardless of PVT variations. Test res...
متن کاملA 0.8μm CMOS 2.5Gbps Oversampling Receiver and Transmitter for Serial Links*
A receiver targeting OC-48 (2.488Gbps) serial data link has been designed and integrated in a 0.8μm CMOS process. An experimental receiving front end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gatespeed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3x oversampled ...
متن کاملTransmitter and Receiver Circuits for Serial Data Transmission over Lossy Copper Channels for 10 Gb/s in 0.13 μm CMOS
This paper presents a transmitter and receiver for high speed serial data links including pre-distortion and equalization circuits. The circuits allow data transmission over lossy copper channels up to 10 Gb/s and beyond. The transmitter uses a three tap FIR-filter for pre-distortion. A full rate FIR design allows a low latency and provides a smooth filter characteristic. An analog equalizer in...
متن کاملA 2 Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches
This paper describes the design of a novel CMOS 2 Gb/s asymmetric serial link. The serial link is designed for systems that use high speed chip-to-chip communications. In such designs, power dissipation is a common problem, particularly when multiple serial links are required on one chip. The power arises primarily from the phase adjustment circuitry used to align data with the clock. This circ...
متن کامل